

DODENIA COMPONI

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE UTILITY PATENT APPLICATION TRANSMITTAL

ASSISTANT COMMISSIONER OF PATENTS

Box Patent Application Washington, D.C. 20231

12. Cancel claims

noted above):

Attorney Docket No. 24096.00700 Prior Application Number: Art Unit: Examiner:

				F	TO Customer Numb	er:	
Sir	:					ę.	
Tra	ansmitted herev	with for filing is a utility p	atent application of			S. 50 P.	
	Lester J. Koz	lowski, 212 Golden Fern (Court, Simi Valley, C	A 93065		JC917 U.S.	
	for: COMPA	CT ACTIVE PIXEL WIT	H LOW NOISE SNA	APSHOT IMAGE FO	RMATION are the	7	
fol	lowing:						
1.		tion, abstract and claims of	of 18 pages.				
2.	7 sheet	s of 🔲 formal 🔀 infor	mal drawings 🔲 No	drawings.			
3.	Declaration	on (original or copy) by th	e named inventor(s) -	unsigned.			
4.	Prelimina	ry Amendment					
5.	Information	on Disclosure Statement					
6.	Other: Re	eturn Post Card					
NC	TE the follow	ring:					
7.	Applican	t is a small entity. Unsign	ed Small Entity State	ment enclosed - 50%	6 Filing Fee Reduction	n	
	(if applicable)						
8.	The prior	application is assigned to					
9.	This applicati	ion is a:					
	Continuat	tion Divisional Co	ntinuation-in-Part (C	IP) of Prior Appli	cation		
File	ed:						
10.	Priority of	f the following application	n(s) is (are) claimed u	nder 35 U.S.C. 119:			
					of Priority Doc. Filed	[
_	Serial No.	Date Filed	Country	USSN or PCT#	Date		
				į i			
		• • • • • • • • • • • •					
11.	An Extens	sion of Time is filed concu	irrently herewith for t	he parent application	1.		

prior to calculation of the filing fee. FILING FEE: calculated below (after accounting for any preliminary amendment or claims cancellations if

12227270.1

1
Carlot For
Ü
14
U
7
d
ũ
8
C
¥
T.
Ú.

	Total Claims	18	Total Claims Subject to	\$		
			Fees: 0			
	Independent Claims	5	Total Claims Subject to	\$156.00		
			Fees: 2			
	Multiple Dependent			\$		
	Claims					
\boxtimes	Basic Filing Fee			\$690.00		
	Extension Fees			\$		
	Sub-Total			\$846.00		
	Less Small Entity Fee			\$		
	Reduction					
	Assignment Recordal Fees			\$		
	Total Fees			\$846.00		
	fee). If no check or an insufficient check is enclosed and a fee is due herewith, the Commissioner is authorized to charge any fee or additional fee due in connection herewith to Deposit Account No. 03-3821, referencing Attorney Docket No. 24096.00700. A duplicate of this sheet is enclosed. The Commissioner is hereby authorized to charge any additional fees (or credit any overpayment) associated with this communication and which may be required under 37 CFR § 1.16 or 1.17 to Deposit Account No. 03-3821, referencing Attorney Docket No. 24096.00700. A duplicate copy of this sheet is enclosed.					
			Respectfully sub	mitted,		
Date:	<u>September 29, 2000</u>		By: Dove B. Jo	Boh		
P.O. I	y, Heafey, Roach & May 3ox 7936		Registration No.			
San F	rancisco, CA 94120-7936	Certi	ficate of Mailing by "Express Mail"			
I hereby under 3° Doyle		9680US I posited wit	Date of Deposit: September 29, 2000 In the United States Postal Service By "Ex- ressed to the Assistant Commissioner For	press Mail Post Office Addressee" Service Petents (Washington, DC 20231		

12227270.1

PATENT APPLICATION

COMPACT ACTIVE PIXEL WITH LOW-NOISE SNAPSHOT IMAGE FORMATION

Inventor:

Lester J. Kozlowski

Assignee:

Rockwell Technologies, LLC

Crosby Heafey Roach & May P.O. Box 7936 San Francisco, CA 94120-7936 (415) 543-8700

COMPACT ACTIVE PIXEL WITH LOW-NOISE SNAPSHOT IMAGE FORMATION

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates generally to electronic imaging devices and, more particularly, to low noise CMOS image sensors having "snapshot" image formation capability.

2. Description of the Related Art

Significant advances in photosensor image processing for camera and video systems are now possible through the emergence of CMOS pixel sensors. CMOS-based imaging sensors have distinct manufacturing cost savings and low power use advantages over other technologies such as charge coupled devices (CCD). A CMOS image sensor's performance, however, is often limited by the noise generated by resetting each of its photodiodes to a known potential after each electronic image, or picture, is read out. Such noise is readily suppressed in CCD-based cameras because CCD reset noise is generated on only one capacitance, i.e., the sense diffusion diode that converts the photo-generated charge to a voltage. Also, full-frame memory is not needed to post-process the video to remove the reset noise because each pixel's reset and signal levels are successively read and the reset noise is conveniently removed by using only one memory element.

Similarly, the reset noise (kTC) in a CMOS sensor causes uncertainty about the voltage on each photo-detector following the reset, but each pixel's reset signal is not normally available. Because the reset noise of CMOS imagers is often the dominant source of temporal noise and is critical to overall imager performance, there is a need for a pixel-based preamplifier that suppresses reset noise without requiring

separate readout of all the reset and signal levels, in order to subsequently subtract the correlated reset noise using full-frame memory. In addition, the preamplifier must be as compact as possible to maximize the fraction of pixel area that is used for collecting the light. Simultaneously maximizing the light-gathering area and minimizing the reset noise maximizes sensor performance so that it can operate even at low levels of light.

Mendis et al., discloses a single-stage, charge coupled device (CCD) type of image sensor in an article entitled, "A 128x128 CMOS Active Pixel Image Sensor for Highly Integrated Imaging Systems", IEEE Electron Devices Meeting, p. 583, 1993. The overall imager is customarily considered a CMOS imager due to the cointegration of ancillary CMOS electronics that support the pixel preamplifier - even though the scheme requires process enhancements that significantly depart from conventional CMOS technologies. For example, the photogate must be ontically transparent in the visible part of the electromagnetic spectrum. A transparent gate electrode must preferably be used to provide reasonable sensitivity in the blue part of the visible spectrum as is commonly done in CCDs, e.g. a thin indium tin oxide (ITO) gate electrode (e.g. U.S. Patent No. 6,001,668). No CMOS foundry processes support integration of ITO electrodes due to possible wafer contamination and concomitant vield loss. Nevertheless, Mendis' charge-based preamplifier ideally provides a storage site at each pixel that readily facilitates both snapshot image formation and in-pixel correlated double sampling. Another key issue related to incompatibility with standard CMOS technology is the difficulty in optically isolating this storage site to eliminate image smear.

U.S. Patent No. 5,898,168 teaches a compact CMOS pixel-based preamplifier that uses only three MOSFETs by providing a row-based circuit and method for

successively reading the reset and signal levels. The system requires that the column buffer supporting each column of pixels preferably dwells on each specific row (c.f., FIGS 5 and 6 of U.S.Patent No. 5,898,168) in order to optimally perform the correlated double sampling required for suppressing reset noise. Alternatively, a full page of memory must be allocated either on-chip or in the external camera electronics to subtract each pixel's reset value from its final signal value on a frame-by-frame basis. Further, the image formation process should preferably be performed on a row-by-row basis in order to minimize inaccuracy in measuring the reset and signal levels for each pixel because the source followers in each column of pixels are all connected together.

SUMMARY OF THE INVENTION

In general, the present invention comprises a low-noise imaging system for implementation in CMOS or in other semiconductor fabrication technologies. The low-noise amplifier system efficiently suppresses reset (kTC) noise by using a compact preamplifier consisting of a photodetector and only four MOSFETs of identical polarity in conjunction with ancillary circuits located on the CMOS imager's periphery. The supporting circuits help the simplified pixel circuit to synchronously acquire (i.e., take a snapshot) an image across an imaging array, read the signal with low noise, and efficiently reset the pixel with low noise.

The low noise amplifier system of the present invention is formed by the aggregate circuitry in each pixel, the supporting circuitry in the column buffer amplifier and the row-based circuitry, and the waveform generation circuits servicing each column and row of pixels. The signals from the active pixels are read out by the low-noise signal amplification system consisting of the pixel comprised of only four

MOSFETs, the waveform generators and a standard column buffer. In addition to circuitry for suppressing the detector's reset noise, the column buffer in the downstream electronics typically performs additional signal processing, sample-and-hold, optional video pipelining, and column amplifier offset cancellation functions to suppress the temporal and spatial noise that would otherwise be generated by the column buffer.

The low-noise system of the present invention provides the following key functions: (1) provides true "snapshot" image formation; (2) suppresses reset noise without having to provide analog memory to facilitate correlated double sampling; (3) provides high sensitivity via source follower amplification with small sense capacitance; (4) minimizes demand on amplifier bandwidth to avoid generation of fixed pattern noise due to variations in amplifier time constant and stray capacitance; (5) provides adequate power supply rejection to enable development of imaging systems-on-a-chip that do not require elaborate support electronics; and (6) is compatible with application to imaging arrays having pixel pitch well below 10 microns.

The present invention has the advantage of full process compatibility with standard silicided submicron CMOS. The present invention also helps to maximize yield and minimize die cost because the circuit complexity is distributed among the active-pixels and peripheral circuits. The spectral response is broad from the near-ultraviolet (400 nm) to the near-IR (>800 nm).

Because the present invention has only four MOSFETs in each pixel, the invention provides as-drawn optical fill factor >40% at 5 μ m pixel pitch using 0.25 μ m design rules in CMOS. The actual optical fill factor is somewhat larger due to lateral collection and the large diffusion length of commercial CMOS processes.

Another advantage is the flexibility to collocate digital logic and signal-processing circuits due its high immunity to electromagnetic interference.

When fully implemented in the desired camera-on-a-chip architecture, the lownoise active pixel sensor (APS) can provide temporal read noise below 10 e- (at data rates compatible with either video imaging or still photography via electronic means), fixed pattern noise significantly below 0.02% of the maximum signal (on a par with competing CCD imagers), <0.5% nonlinearity, ≥1 V signal swing for 3.3 V power supply, large charge-handling capacity, and variable sensitivity using simple serial interface updated on a frame-by-frame basis via digital interface to a host microprocessor.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will be readily understood by the following detailed description in conjunction with the accompanying drawings, wherein like reference numerals designate like structural elements, and in which:

Figure 1 is a schematic circuit diagram illustrating a compact amplifier system in a CMOS imaging array of the prior art as taught by U.S. Patent No. 5,898,168;

Figure 2 is a schematic circuit diagram illustrating the compact amplifier system for a CMOS imaging array of the present invention;

Figure 3 is a schematic circuit diagram illustrating the compact amplifier system for the CMOS imaging array of the present invention during row-based reset of the entire imaging array;

Figure 4 is a schematic circuit diagram illustrating the compact amplifier system for the CMOS imaging array of the present invention during global integration of the photo-generated signal;

Figure 5 is a schematic circuit diagram illustrating the compact amplifier system for the CMOS imaging array of the present invention during global snapshot image formation of the imaging array;

Figure 6 is a schematic circuit diagram illustrating the compact amplifier system for the CMOS imaging array of the present invention during row-based readout of the imaging array;

Figure 7 is a small-signal equivalent circuit diagram illustrating the compact amplifier system for the CMOS imaging array of the present invention during feedback-enhanced reset; and

Figure 8 is a diagram illustrating the reset waveform for the V_{reset} clock during row-based reset of the imaging array.

DETAILED DESCRIPTION OF THE INVENTION

The following description is provided to enable any person skilled in the art to make and use the invention and sets forth the best modes contemplated by the inventor for carrying out the invention. Various modifications, however, will remain readily apparent to those skilled in the art, since the basic principles of the present invention have been defined herein specifically to provide a low noise CMOS image sensor circuit having "snapshot" image formation capability. Any and all such modifications, equivalents and alternatives are intended to fall within the spirit and scope of the present invention.

The CMOS readout and amplification system of the present invention includes an exemplary design for an active-pixel CMOS imager. A prototype embodiment of the low-noise APS invention can be configured, for example, as a visible imager comprising an array of 1024 (columns) by 728 (rows) of visible light detectors

(photodetectors). The rows and columns of active-pixels can be spaced 5 microns center-to-center using $0.25~\mu m$ design rules to provide as-drawn optical fill factor >40%. Several columns and rows of detectors at the perimeter of the light-sensitive region can be covered with metal and used to establish the dark level for off-chip signal processing. In addition, the detectors in each row can be covered with color filters to produce color imagers. For example, the odd rows may begin at the left with red, green, then blue filters, and the even rows may begin with blue, red, then green filters, with these patterns repeating to fill the respective rows. A standard Bayer filter pattern can also be applied.

A low-noise pixel design 10 of the present invention is illustrated in the schematic diagram of Figure 2. In the preferred embodiment, each pixel 10 of the sensor array comprises a photodetector along with 4 MOSFETs of identical polarity to allow efficient use of the available pixel real estate. MOSFET M1 serves dual roles as the driver of a source follower amplifier for the specific time when the signal is being read on a row-by-row basis, and as the driver of a reset amplifier when the photodetector is being reset. Reset is also performed on a row-by-row basis before the actual snapshot is taken. Since only about 30 µs is required (as later explained) to reset each row via feedback amplification, only several tens of milliseconds are needed for imager "setup" prior to the actual electronic capture of the image. For example, the exemplary 1024 by 728 imager requires about 20 msec to reset the CMOS imager. Furthermore, by using circuitry outside of the pixel to effect the reset amplification during signal reset, the invention suppresses reset noise without having to implement correlated double sampling using either on-chip or off-chip memory. MOSFET M2 transfers the signal from each detector to the gate of M1 to take the electronic "snapshot" of an image.

MOSFET M3 is used in several operating modes. During reset, MOSFET M3 discharges any charge left on the photodetector along with the "snapshot" photocharge on the gate of MOSFET M1 to facilitate full reset of the pixel via feedbackenhanced amplification. During signal integration and snapshot image capture, MOSFET M3 is disabled to allow photogenerated carriers to discharge the photodiode from the previously established reset level. After snapshot image capture, MOSFET M3 is enabled in order to drain any unwanted photo-charge that is generated after the integration epoch. MOSFET M2 is briefly enabled during snapshot image capture to sample the photogenerated signal onto the gate of MOSFET M1. MOSFET M4 is used alternately to: isolate each row of pixels during reset and readout; to provide a cascode FET for the transimpedance amplifier during reset; to disable the source follower during snapshot integration; and to connect the source follower amplifier MOSFET M1 to a current source in the peripheral circuitry during signal readout. In the typical two-dimensional array for incorporating this invention, the multiplexing is performed, as in the prior art, by horizontal and vertical shift registers.

As used herein, MOSFET M1 is referred to as the driver transistor, MOSFET M2 as the snapshot transistor, MOSFET M3 as the reset transistor, and MOSFET M4 as the isolation transistor (since it acts to isolate the pixel from the column buffer).

Photodiode 12 may comprise a substrate diode, for example, with the silicide cleared. In this embodiment, it is necessary to clear the silicide because it is opaque to visible light. Pixel 10 is designed to obtain the largest available light detecting area while providing broad spectral response, control of blooming and signal integration time, and compatibility with CMOS production processes.

For maximum compatibility with standard submicron CMOS processes, photodiode 12 may be formed at the same time as the lightly doped drain (LDD) implant of n-type MOSFETs for the chosen process; this creates an n-on-p photodiode junction in the p-type substrate that is common to most CMOS processes. Since no additional ion implantation is necessary, the process and wafer cost for active-pixel circuit 10 are the same as those of standard, high volume digital electronic products.

In the preferred embodiment, the photodetectors 12 are reset at the start of image capture as shown by the circuit configuration implemented in Figure 3. Bus 24 connects all the pixels in the photodetector array to a column buffer 100 including switch MOSFET M101 and load MOSFET M102. The load MOSFET M102 is set at the appropriate voltage to bias the composite inverter amplifiers formed by amplifier MOSFET M1, cascode MOSFET M4, and the complementary MOSFET M101 in the supporting column buffer. The other leg of the reset amplifier is connected to ground through switch MOSFET M201, which is located in row driver 200. The feedback path for resetting the photodiode is completed by connecting the gate of MOSFET M3 to the drain of M102 via the row bus 20. The inverter amplifier is thus configured as a reset integrator with capacitive-feedback provided by M1's Miller capacitance.

Low-noise reset is subsequently accomplished by applying a tapered reset waveform (as shown in Figure 8) to the gate of MOSFET M3 by supplying the appropriate $\Phi_{R/A/D}$ waveform. The $\Phi_{R/A/D}$ waveform is specifically generated in the row driver circuit that supports each row of the CMOS imager. For the time each row is being reset, the $\Phi_{R/A/D}$ waveform is identical to the V_{reset} waveform shown in Figure 8. MOSFET M1 thus acts as a transconductance, and reset MOSFET M3 acts as a resistance controlled by the $\Phi_{R/A/D}$ waveform. The series resistance of MOSFET M3 is gradually increased by applying slowly a decreasing ramp waveform (Figure 4) to the gate to give the feedback transconductance of MOSFET M1 the opportunity to null

the reset noise via feedback. This active-pixel implementation resets within an aperture of tens of microseconds using standard CMOS technology.

The present invention is shown configured in signal integration mode in Figure 4. MOSFETs M3 and M4 are now disabled to allow charge to integrate on the photodiode capacitance. For the illustrated embodiment, the photo-generated electrons discharge the photovoltage toward ground. All supporting row driver and column buffer circuits are turned off to isolate the array of pixels for unperturbed signal integration. The pixel is configured in this manner for the specified integration time to provide an electronic shutter.

Figure 5 also shows the same circuitry as before, but now with the circuit configured in snapshot mode. The only change is that the $\Phi_{SH\&R}$ signal is briefly enabled to transfer the charge from the photodiode capacitance to the gate capacitance of MOSFET M1.

Figure 6 shows the same circuitry as before, but with the configuration changed for signal readout. Within each row, pixels 10 are read out from left to right or right to left. Readout is initiated by enabling MOSFET M202 so that the upper leg of M1 is connected via row bus 22 to low-impedance voltage source V_{amp} . The lower leg of M4 is connected to a current source M104 in the column buffer via column bus 24. MOSFET M1 is now a source follower driver so that the sampled signal from the gate of each MOSFET M1 is efficiently transferred to column bus 20. In addition, the low impedance voltage source V_{drain} is connected via row bus 20 to the gate of MOSFET M3 to continuously discharge any unwanted photo-signal from photodiode 12.

The application of the tapered reset waveform to the composite reset amplifier enables the kTC noise envelope to decay before the reset switch M3 is completely

opened. Using tapered reset, the row is resettable to tens of microseconds for full noise suppression, or shorter time for moderate noise reduction. U.S. Patent Application Serial No. 09/057,423 (assignee docket number 97SC087), entitled "COMPACT LOW-NOISE ACTIVE PIXEL SENSOR WITH PROGRESSIVE ROW RESET" filed on April 8, 1998, the disclosure of which is herein incorporated by reference, describes the generalized small-signal equivalent circuit model during reset. This circuit allows calculation of the steady-state noise envelope at the reset node depending on reset switch resistance, R_{sw}. If the reset voltage is ramped down too slowly, too much time is needed to reset each row and operation at video frame rates can become problematic. If the tapered-reset waveform is instead ramped down too quickly, then the kTC noise envelope will not decay sufficiently to suppress reset noise before the switch is completely opened.

In Figure 7, which is the small-signal equivalent circuit for the composite reset amplifier, the photodiode node has voltage V_1 and capacitance C_1 to ground. The amplifier output node has voltage V_2 , output capacitance C_0 and output conductance G_0 to ground. C_0 is the capacitance associated with the entire reset access bus, most of which comes from the M3-M4 junctions of each row. g_m is the transconductance of MOSFET M1, possibly degenerated by MOSFET M4; it is shown as a controlled current source. The feedback capacitance, C_0 , is the parasitic Miller capacitance of MOSFET M1. Noise from MOSFET M1 is represented by current source i_n , and noise from MOSFET M3 (which is operated in the ohmic region) is represented by voltage source v_n . Not included in this simplified model is the noise from capacitive feed-through of the tapered-reset waveform.

Using the small-signal equivalent circuit, a simplified noise formula can be derived since:

$$i_n^2 = \frac{4}{3}(4kT)g_m;$$

$$v_n^2 = 4kTR_{sw}$$

Assuming that the amplifier's dc gain, A_{dc} , is much greater than 1, then the rms reset noise is:

$$\begin{split} Q_n &\cong \sqrt{kT \left(C_{amp} + C_{sw}\right)_1} + \sqrt{kTC_{fb}} \\ Q_n &\cong \sqrt{\frac{kTC_1}{1 + k_1 + k_2}} + \sqrt{kTC_{fb}} \\ where \ k_1 &= \frac{R_{sw}G_oC_1}{C_o + C_1} \ and \ k_2 = \frac{R_{sw}G_mC_{fb}}{C_o + C_1} \end{split}$$

The tapered-clock waveform's time constant is thus appropriately selected so that the dimensionless quantity $(k_1 + k_2)$ is significantly >1. The reset noise is hence reduced to the much smaller quantity stemming from the transconductance amplifier's feedback capacitance. In the present invention, this feedback capacitance is the parasitic Miller capacitance of MOSFET M1.

The present invention has the following approximate design values: 1000x700 format, $7 \ \mu m \ x \ 7 \ \mu m$ pixel, g_m =20 μ mho; G_o =0.08 μ mho, A_{dc} =300; C_1 =15 fF; C_o =3.0 pF and C_{fb} =0.3 fF. The desired tapered-clock frequency of 25 kHz that is fully compatible with video rate operation hence requires R_{sw} =50 G Ω and an optimum tapered-clock time constant of 25 μ s. This yields k_1 + k_2 =58 for the preferred embodiment, and an equivalent noise capacitance of 1.18 fF. Since the nominal detector capacitance is 15 fF and kTC noise is proportional to the square root of the relevant capacitance, the reset noise is suppressed from about 55 e- to only 14 e-.

 $R_{\rm sw}$ must be tailored to support any changes in line rate. Increasing the line rate hence requires lower switch resistance. Table 1 numerically illustrates the impact

on reset noise as the tapered-clock time constant is appropriately shortened. At a time constant of 2.7 usec, the read noise degrades to 55 e-.

Table 1. Impact on Reset Noise for Preferred Embodiment

Tuole 1: Impact on respect to the contract of								
$R_{sw}(G\Omega)$	50	20	10	5	2	1	0.5	0.1
k ₁ +k ₂	58	23.2	11.6	5.8	2.32	1.16	0.58	0.12
Reset Noise (e-)	14	17	21	26	35	41	47	55
τ (μsec)	25	25	24	22	18	14	9.5	2.7

In the preferred embodiment, column bus 20 is monitored by a standard column buffer to read the video signal when it is available. The key requirements on the column buffer are similar to conventional designs having to handle voltage-mode signals and are familiar to those skilled in the art.

In the present invention the various clocks are generated on-chip using standard CMOS digital logic. This digital logic implementation thus enables "windowing," wherein a user can read out the imager in various formats simply by enabling the appropriate support logic to clock the appropriate sub-format. With windowing, the 1024 × 728 format of the candidate embodiment can be read out as one or more arbitrarily sized and positioned M × N arrays without having to read out the entire array. For example, a user might desire to change a computer-compatible "VGA" format (i.e., approximately 640 × 480) to either Common Interface Format (CIF; nominally 352 × 240) or Quarter Common Interface Format (QCIF; nominally 176 × 120) without having to read out all the pixels in the entire array. This feature simplifies support electronics to reduce cost and match the needs of the particular communication medium. As an example, a personal teleconference link to a remote user having only QCIF capability could be optimized to provide QCIF resolution and thus reduce bandwidth requirements throughout the teleconference link. As a further example, an imager configured in Common Interface Format (CIF) could provide full-

CIF images while supplying windowed information for the portions of the image having the highest interest for signal processing and data compression. During teleconferencing the window around a person's mouth (for example) could be supplied more frequently than the entire CIF image. This scheme would reduce bandwidth requirements throughout the conference link.

Those skilled in the art will appreciate that various adaptations and modifications of the just-described preferred embodiments can be configured without departing from the scope and spirit of the invention. Therefore, it is to be understood that, within the scope of the appended claims, the invention may be practiced other than as specifically described herein.

CLAIMS

What	:	-	l crissa	ad in

	, , , act to common to
1	1. An active pixel sensor circuit comprising:
2	a photodetector;
3	a reset transistor connected between the photodetector and a first bus;
4	a snapshot transistor having a node connected to the photodetector;
5	a driver transistor connected to a second bus and the snapshot
6	transistor; and
7	an isolation transistor connected between the driver transistor and a
8	column bus.
1	2. The active pixel sensor circuit of Claim 1, wherein the transistors are
2	MOSFETs.
1	3. The active pixel sensor circuit of Claim 2, wherein a tapered reset signal is
2	applied to the reset transistor in order to reset the photodiode.
1	4. The active pixel sensor circuit of Claim 3, wherein a charge from the
2	photodiode is transferred to a gate capacitance of the driver transistor via the snapshot
3	transistor.
1	5. The active pixel sensor circuit of Claim 4, wherein the reset transistor
2	discharges any charge left on the photodetector along with any charge on the gate of
3	the driver transistor during a reset operation.
1	6. The active pixel sensor circuit of Claim 5, wherein the reset transistor is
2	disabled during a signal integration mode and a snapshot image capture mode.
1	7. The active pixel sensor circuit of Claim 6, wherein, after snapshot image
2	capture, the reset transistor is enabled in order to drain any unwanted charge that is
3	generated after the integration mode.

l	8. The active pixel sensor circuit of Claim 7, further comprising a column
2	buffer connected to the column bus.
ı	9. The active pixel sensor circuit of Claim 8, further comprising a row driver
2	circuit connected to the driver transistor.
1	10. An active pixel sensor circuit comprising:
2	photodetector means for converting light into an electrical signal;
3	image snapshot means connected to the photodetector for transferring
4	the signal from the photodetector;
5	reset means for resetting the photodetector after the image has been
6	transferred;
7	amplifier means for amplifying the signal from the snapshot means;
8	and
9	isolation means for isolating the circuit from a column bus.
1	11. A method for snapshot image formation in an active pixel sensor, the
2	method comprising:
3	resetting a photodetector;
4	integrating a charge signal on the photodetector;
5	transferring the charge signal from the photodetector to a capacitance
6	via a snapshot transistor; and
7	reading out the signal to a bus.
1	12. The method of Claim 11, wherein the photodetector is reset with a tapered
2	clock signal.
1	13. The method of Claim 12, wherein the capacitance is a gate capacitance or
2	a driver transistor.

1	14. A CMOS imager array comprising a plurality of pixels, each pixel
2	comprising:
3	a photodetector;
4	a reset MOSFET having a source connected to the photodetector, a
5	gate connected to a reset input signal, and a drain connected to a first bus;
6	a snapshot MOSFET having a source connected to the photodetector
7	and a gate connected to a snapshot signal;
8	a driver MOSFET having a drain connected to a second bus and a gate
9	connected to a drain of the snapshot MOSFET;
10	an isolation MOSFET having a drain connected to a source of the
11	driver MOSFET, a gate connected to an access signal, and a source connected to a
12	column bus.
1	15. The imager array of Claim 14, wherein the reset, snapshot, driver and
2	isolation MOSFETs are all of the same polarity.
1	16. The imager array of Claim 15, further comprising a row driver circuit
2	connected to the second bus.
1	17. The imager array of Claim 16, further comprising a column buffer circuit
2	connected to the column bus.
1	18. A CMOS imager array having a plurality of active pixel cells, each cell
2	having a photodetector, the improvement comprising a snapshot transistor to transfer a
3	charge from the photodetector to a driver transistor, when a snapshot signal is
4	reneitred

ABSTRACT

A low-noise active pixel circuit is disclosed that efficiently suppresses reset (kTC) noise by using a compact preamplifier consisting of a photodetector and only four MOSFETs of identical polarity, in conjunction with ancillary circuits located on an imager's periphery. The supporting circuits help the simplified pixel circuit to synchronously acquire (i.e., take a snapshot) an image across an imaging array, read the signal with low noise, and efficiently reset the pixel with low noise.




FIGURE 1 (PRIOR ART)




FIGURE 2




FIGURE 3 (RESET)




FIGURE 4 (INTEGRATE)




FIGURE 5 (SNAPSHOT)





FIGURE 6 (READ)



Priority Claimed

Yes

Nο

Prior Foreign Application(s)

COMBINED DECLARATION FOR PATENT APPLICATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

COMPACT ACTIVE PIXEL WITH LOW NOISE SNAPSHOT IMAGE FORMATION

for which application for Letters Patent of the United States of America is filed herewith.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose all information which is material to patentability as defined in 37 CFR § 1.56.

I hereby claim foreign priority benefits under 35 U.S.C. § 119(a)-(d) or § 365(b) of any foreign application(s) for patent or inventor's certificate, or § 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below any foreign application for patent or inventor's certificate having a filling date before that of the application on which priority is claimed:

Number	Country	Day/Month/Year Filed	
Number	Country	Day/Month/Year Filed	

I hereby claim the benefit under 35 U.S.C. § 119(e) of any United States provisional application(s) below.

Application Number Filing Date

Application Number Filing Date

I hereby claim the benefit under 35 U.S.C. § 120 of any United States application(s), or § 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of 35 U.S.C. § 112, I acknowledge the duty to disclose all information which is material to patentability as defined in 37 CFR § 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

Application Number	Filing Date	Status: Patented, Pending, Abandoned
Application Number	Filing Date	Status: Patented, Pending, Abandoned

I HEREBY APPOINT THE FOLLOWING AS MY ATTORNEYS WITH FULL POWER OF SUBSTITUTION TO PROSECUTE THIS APPLICATION AND TRANSACT ALL BUSINESS IN THE PATENT OFFICE CONNECTED THEREWITH:

Attorney	Reg. No.
Adam H. Tachner	40,343
John W. Carpenter	39,129
J. William Wigert	24,582
Nathan P. Koenig	38,210
Doyle B. Johnson	39,240
Malcolm B. Wittenberg	27,028

Send correspondence to:

Citizenship: U.S.A.

Doyle B. Johnson CROSBY, HEAFEY, ROACH & MAY P.O. Box 7936 San Francisco, CA 94120-7936 DID Ph.: 415-659-5969 Ph.: 415-543-8700

Fax: 415-391-8269

Post Office Address: 212 Golden Fern Court, Simi Valley, CA 93065

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment or both, under 18 U.S.C. § 1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

statements may jeopa	tratements may jeopardize the validity of the application or any patent issued thereon.					
Full name of sole or first inventor: Lester J. Kozlowski						
Inventor's signature _						
Date:						
Residence: 212 Golder	Fern Court, Simi Valley, CA 93065					